Abstract: Band edge work function metal gates of ~4.1eV and ~5.0eV for N-and P-MOSFETs, respectively, were achieved at low EOT (~0.9nm) and low leakage (<0.1A/cm 2 at V g =V fb -0.9V). These data result from mechanistic understanding of the low temperature process flow using WF tuning techniques with simple TiN metal and various tuning species. P-type WF was obtained by suppressing V fb roll-off and N-type WF was achieved by controlling various tuning species in simple TiN.
impact of these processes is in agreement with the proposed model [8] although the V fb values were slightly increased. The low temperature tuning process ( fig. 1(e) ) boosts WF of TiN metal gate even in the conventional gate first process but it is not expected to affect significantly the V fb roll-off magnitude ( fig. 4) . To minimize roll-off, we start with a low WF metal exhibiting small or negligible roll-off. Then a low temperature tuning process boosts WF without inducing V fb roll-off. Mechanistic understanding of V fb roll-off suggests defect activation requires high temperature processing ( fig. 5 ). This study demonstrates a breakthrough in the trade-off between the V fb vs. EOT values. The obtained high 5.0 eV WF is confirmed by the direct barrier height measurements ( fig. 6 ) [10] . Fig. 7 shows excellent C-V and gate leakage characteristics of the optimized MOSC of V fb =-0.15V at EOT=0.93nm and leakage current <0.01A/cm 2 at V g =V fb -0.9V. Lower gate leakage current is attributed to higher barrier height associated with higher WF. These results are well suited for sub 28nm node low power application. N-type WF. Fig. 8 shows tunability of the TiN work function (WF) by capping of TiN with tuning species (TS). TiN WF is in a range of 4.1~4.6 eV depending on TiN thickness and following annealing temperature. Low WF is most likely due to TS element accumulation at the HK/TiN interface ( fig. 9 ). The TiN WF change due to TS doping is also confirmed by the direct measurements of the barrier height change using the J-V technique [10] as seen in Fig. 10 . Low temperature tuning process requires different dopants rather than lanthanide metal elements (La, Gd, Sc) that were usually utilized in high temperature tuning approaches because of the very different process window. However, TS doping may also cause device failure when the annealing is performed at the above critical temperature. The J-V characteristics of the terraced oxide MOSCs with the TiN/TS gate stack annealed at 480°C show initial failure regardless of the bottom SiO 2 thickness, Fig. 11 (inset TEM images in fig. 11 ). Backside SIMS data show that annealing at 480°C results in a significant TS diffusion through the TiN, HK and even thick SiO 2 films ( fig. 12 ). TS clusters are also observed in the active area after Si is removed for the backside SIMS measurements ( fig. 13 ). Further analyses suggest the TS-induced device failure could be due to a conductive filaments formation in the gate stack by the localized TS diffusion at a critical temperature. Conclusion To obtain high WF, we employed a low work function metal, which is characterized by minimal V fb roll-off, combined with low temperature tuning process to increase the effective WF value while maintaining minimal V fb roll-off. This approach has resulted in a targeted WF value of 5.0 eV without EOT penalty. Low WF was achieved by using TiN/TS and a low temperature process to control TS doping. Annealing above a certain critical temperature is shown to result in device failure due to a metalinduced conductive filament formation. This CMOS-compatible tuning process can also be applied to both dielectric-last/metallast and dielectric-first/metal-last integration schemes. 
